

# HT45R04/HT45R04E A/D Type 8-Bit MCU

### Features

- Operating voltage: 2.2V~5.5V (I\_DD<200 $\mu\text{A},$  when f\_SYS=455kHz, V\_DD=+5V)
- Operating frequency: 400KHz~2MHz
- 13 bidirectional I/O lines (PA, PB0~PB3, PD0)
- One interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 7-stage prescaler
- On-chip crystal and RC oscillator
- Watchdog Timer
- 1024×14 program memory
- 64×8 bank data memory RAM
- Supports PFD for sound generation

- HALT function and wake-up feature reduce power consumption
- + Up to 2µs instruction cycle with 2MHz system clock at  $V_{\text{DD}}\text{=}5\text{V}$
- 4-level subroutine nesting
- 4 channels 8-bit resolution A/D converter
- Bit manipulation instruction
- 14-bit table read instruction
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- Low voltage reset function
- 18-pin SOP package

## **General Description**

The HT45R04 is an 8-bit high performance, RISC architecture microcontroller devices specifically designed for A/D applications that interface directly to analog signals, such as those from sensors.

There are two dice in the HT45R04E package: one is the HT45R04 MCU, the other is a 128×8 bits EEPROM used for data memory purpose. The two dice are wire-bonded to form HT45R04E.

The advantages of low power consumption, I/O flexibility, programmable frequency divider, timer functions, oscillator options, multi-channel A/D Converter, HALT and wake-up functions, enhance the versatility of these devices to suit a wide range of A/D application possibilities such as security systems, smoke detectors, smart tags, etc.



# **Block Diagram**





Data EEPROM





# **Pin Assignment**

PA3/PFD	18	] PA4/TMR	PA3/PFD	1	18	] PA4/TMR
PA2 🗖 2	17	] PA5/INT	PA2	2	17	PA5/INT
PA1 🗖 3	16	] PA6	PA1	3	16	PA6
PA0 🗖 4	15	] PA7	PA0	4	15	PA7/SDA
PB3/AN3 🗖 5	14	] OSC2	PB3/AN3	5	14	OSC2
PB2/AN2 🗖 6	13	] OSC1	PB2/AN2	6	13	OSC1
PB1/AN1 🗖 7	12	] VDD	PB1/AN1	7	12	
PB0/AN0 🗖 8	11	] RES	PB0/AN0	8	11	□ RES
VSS 🗖 9	10	] PD0	VSS 🗆	9	10	PD0/SCL
	T45R04 8 SOP-A		-		R04E SOP-E	3

## **Pin Description**

Pin Name	I/O	Option	Description
PA0~PA2 PA3/PFD PA4/TMR PA5/INT PA6 PA7/SDA	I/O	Pull-high Wake-up PFD	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up in- put by options. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistors (determined by pull-high option: bit option). The I/O modes of each line are controlled by their related control register bit (PAC). The PA3, PA4 and PA5 are pin-shared with PFD, TMR and INT, re- spectively. PA7/SDA is wire-bonded with SDA pad of the data EEPROM.
PB0/AN0~ PB3/AN3	I/O	Pull-high	Bidirectional 4-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistors (determined by pull-high option: bit option). The I/O modes of each line are controlled by their related control register bit (PBC). Each PB line is pin shared with an A/D converter input.
PD0/SCL	I/O	Pull-high	Bidirectional 1-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistors (determined by pull-high option: bit option). The I/O mode is controlled by its related control register bit (PDC). PDO/SCL is wire-bonded with SCL pad of the data EEPROM.
OSC1 OSC2	і 0	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (determined by options) for the internal system clock. In the case of an RC operation, OSC2 is the output terminal for 1/4 system clock.
RES			Schmitt trigger reset input. Active low.
VDD			Positive power supply
VSS	_		Negative power supply, ground.

Note: All pull-high resistors are controlled by an option bit.

## **Absolute Maximum Ratings**

Supply VoltageV_SS-0.3V to V_SS+6.0V	Storage Temperature50°C to 125°C
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# **D.C. Characteristics**

# HT45R04

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	V <sub>DD</sub>	Conditions		Тур.	wax.	Onit	
V <sub>DD</sub>	Operating Voltage	_	f <sub>SYS</sub> =2MHz	2.2		5.5	V	
		3V	No load, f <sub>SYS</sub> =2MHz,	_	0.5	1.3	mA	
I <sub>DD1</sub>	Operating Current (Crystal OSC)	<b>F</b> ) (	ADC disable	_	1.5	3	mA	
		5V	No load, f <sub>SYS</sub> =455kHz	_	200	300	μA	
		3V	No load, f <sub>SYS</sub> =2MHz,		0.5	1.3	mA	
I <sub>DD2</sub>	Operating Current (RC OSC)	5V	ADC disable	_	1.5	3	mA	
		50	No load, f <sub>SYS</sub> =455kHz	_	200	300	μA	
l	Standby Current (MDT Enabled)	3V				5	μA	
I <sub>STB1</sub>	Standby Current (WDT Enabled)	5V	No load, system HALT			10	μA	
1	Otomothy Osymptotic (MIDT Displayed)	3V				1	μA	
I <sub>STB2</sub>	Standby Current (WDT Disabled)	5V	No load, system HALT			2	μA	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports, TMR and INT	_		0		0.3V <sub>DD</sub>	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports, TMR and INT	_	_	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
V <sub>IL2</sub>	Input Low Voltage (RES)	_		0		$0.4V_{DD}$	V	
V <sub>IH2</sub>	Input High Voltage (RES)			0.9V <sub>DD</sub>		V <sub>DD</sub>	V	
$V_{LVR}$	Low Voltage Reset		LVRenabled	2.7	3.0	3.3	V	
le:	I/O Port Sink Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	4	8	_	mA	
I <sub>OL</sub>		5V	VOL-0.1VDD	10	20		mA	
I <sub>OH</sub>	I/O Port Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4	_	mA	
OH		5V	VOH-0.3 VDD	-5	-10	_	mA	
R <sub>PH</sub>	Pull high Posistores	3V	—	20	60	100	kΩ	
vрн	Pull-high Resistance	5V		10	30	50	kΩ	
V <sub>AD</sub>	A/D Input Voltage	_	_	0		V <sub>DD</sub>	V	
E <sub>AD</sub>	A/D Conversion Error	_			±0.5	±1	LSB	
	Additional Power Consumption	3V			0.5	1	mA	
I <sub>ADC</sub>	if A/D Converter is Used	5V	_	_	1.5	3	mA	



Ta=25°C

### **EEPROM D.C. Characteristics**

Symbol	Parameter	Те	st Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	Vcc	Conditions	win.	Тур.	wax.	Unit	
V <sub>CC</sub>	Operating Voltage			2.2	_	5.5	V	
I <sub>CC1</sub>	Operating Current	5V	Read at 100kHz		_	2	mA	
I <sub>CC2</sub>	Operating Current	5V	Write at 100kHz		_	5	mA	
V <sub>IL</sub>	Input Low Voltage			-1	_	0.3V <sub>CC</sub>	V	
V <sub>IH</sub>	Input High Voltage			0.7V <sub>CC</sub>	_	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	2.4V	I <sub>OL</sub> =2.1mA		_	0.4	V	
I <sub>LI</sub>	Input Leakage Current	5V	V <sub>IN</sub> =0 or V <sub>CC</sub>		_	1	μA	
I <sub>LO</sub>	Output Leakage Current	5V	V <sub>OUT</sub> =0 or V <sub>CC</sub>		_	1	μA	
I <sub>STB1</sub>	Standby Current	5V	V <sub>IN</sub> =0 or V <sub>CC</sub>		_	4	μA	
I <sub>STB2</sub>	Standby Current	2.4V	V <sub>IN</sub> =0 or V <sub>CC</sub>		_	3	μA	
C <sub>IN</sub>	Input Capacitance (See Note)		f=1MHz 25°C			6	pF	
C <sub>OUT</sub>	Output Capacitance (See Note)		f=1MHz 25°C	_		8	pF	

Note: These parameters are periodically sampled but not 100% tested

 $V_{\text{CC}}$  pad is wire-bonded to  $V_{\text{DD}}$  pad of the HT45R04E die.

# A.C. Characteristics

# HT45R04

Ta=25°C

Cumula al	Demonstern		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Parameter	$V_{DD}$	Conditions	win.	Тур.	wax.	Unit
f <sub>SYS1</sub>	System Clock (Crystal OSC)	_	2.2V~5.5V	400	_	2000	kHz
f <sub>SYS2</sub>	System Clock (RC OSC)	_	2.2V~5.5V	400	_	2000	kHz
f <sub>TIMER</sub>	Timer I/P Frequency (TMR)	_	2.2V~5.5V	0	_	2000	kHz
1	Matcheler, Occillator Deciral	3V		45	90	180	μs
twptosc	Watchdog Oscillator Period	5V		32	65	130	μs
t	Watehdag Time out Daried (DC)	3V		1.4	2.8~5.6	11	S
t <sub>WDT1</sub>	Watchdog Time-out Period (RC)	5V	Without WDT prescaler	1.1	2.3~4.7	9.4	S
t <sub>WDT2</sub>	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	2 <sup>17</sup>	_	2 <sup>18</sup>	t <sub>SYS</sub>
t <sub>RES</sub>	External Reset Low Pulse Width	_		1	_		μs
t <sub>SST</sub>	System Start-up Timer Period	_	Wake-up from HALT		1024	_	t <sub>SYS</sub>
t <sub>INT</sub>	Interrupt Pulse Width	_		1	_	_	μs
t <sub>AD</sub>	A/D Clock Period	_	_	1	_	_	μs
t <sub>ADC</sub>	A/D Conversion Time	_	_		76		t <sub>AD</sub>
t <sub>ADCS</sub>	A/D Sampling Time	_			32	_	t <sub>AD</sub>



Ta=25°C

### **EEPROM A.C. Characteristics**

Cumhal	Demonster	Demonto	Standar	d Mode*	V <sub>CC</sub> =5	V±10%	1114
Symbol	Parameter	Remark	Min.	Max.	Min.	Max.	Unit
f <sub>SK</sub>	Clock Frequency			100	_	400	kHz
t <sub>HIGH</sub>	Clock High Time		4000	_	600		ns
t <sub>LOW</sub>	Clock Low Time		4700	_	1200		ns
t <sub>r</sub>	SDA and SCL Rise Time	Note		1000	_	300	ns
t <sub>f</sub>	SDA and SCL Fall Time	Note		300	_	300	ns
t <sub>HD:STA</sub>	START Condition Hold Time	After this period the first clock pulse is generated	4000		600		ns
t <sub>SU:STA</sub>	START Condition Setup Time	Only relevant for repeated START condition	4000		600		ns
t <sub>HD:DAT</sub>	Data Input Hold Time	_	0	_	0	_	ns
t <sub>SU:DAT</sub>	Data Input Setup Time		200	_	100	_	ns
t <sub>su:sто</sub>	STOP Condition Setup Time		4000	_	600		ns
t <sub>AA</sub>	Output Valid from Clock			3500	_	900	ns
t <sub>BUF</sub>	Bus Free Time	Time in which the bus must be free before a new transmission can start	4700		1200		ns
t <sub>SP</sub>	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time		100		50	ns
t <sub>WR</sub>	Write Cycle Time			5		5	ms

Note: These parameters are periodically sampled but not 100% tested

 $^{\ast}$  The standard mode means V\_{CC}=2.2V to 5.5V

For relative timing, refer to timing diagrams



### **Functional Description**

#### **Execution Flow**

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme allows each instruction to be effectively executed in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### **Program Counter – PC**

The program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify full range of program memory.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manages the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Execution Flow

Mode				P	rogram	Counte	er			
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	1	0	0	0
A/D Interrupt	0	0	0	0	0	0	1	1	0	0
Skip				P	rogram (	Counter-	+2			
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

#### **Program Counter**

Note: \*9~\*0: Program Counter bits #9~#0: Instruction code bits S9~S0: Stack register bits @7~@0: PCL bits



#### **Program Memory – ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $1024 \times 14$  bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

Location 000H is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

Location 004H

Location 004H is reserved for the external interrupt service program. If the  $\overline{\text{INT}}$  input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

Location 008H is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.



Program Memory

Location 00CH

Location 00CH is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the program memory can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

#### Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine,

Instruction		Table Location									
Instruction	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0	
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0	

#### **Table Location**

Note: \*9~\*0: Table location bits

@7~@0: Table pointer bits

P9, P8: Current program counter bits



signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).

#### Data Memory - RAM

The data memory is designed with  $85 \times 8$  bits. The data memory is divided into 2 functional groups: special function registers and general purpose data memory ( $64 \times 8$ ). Most of them are read/write, but some are read only.

The special function registers include the indirect addressing register (00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer register (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), timer register (TMR;0DH), timer control register (TMRC;0EH), I/O port data registers (PA;12H, PB;14H, PD;18H), I/O port control registers (PAC;13H, PBC;15H, PDC;19H), A/D high-byte register (ADRH;21H), A/D control register (ADCR;22H) and A/D clock setting register (ACSR;23H). The remaining space before the 40H is reserved for future expansion and reading these locations will return the result "00H". The general purpose data memory, addressed from 40H to 7FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer register (MP;01H).

#### Indirect Addressing Register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses the data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 7-bit register.



The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 7-bit data to MP.

#### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



#### Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Interrupt

The microcontroller provides an external interrupts, an internal timer/event counter overflow interrupt, and an A/D converter end-of-conversion interrupt. The interrupt control registers (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the  $\overline{INT}$  and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation, otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction, otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero, otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6		Unused bit, read as "0"
7	_	Unused bit, read as "0"

#### Status (0AH) Register



Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enable; 0= disable)
1	EEI	Controls the external interrupt (1= enable; 0= disable)
2	ETI	Controls the timer/event counter interrupt (1= enable; 0= disable)
3	EADI	Controls the A/D converter interrupt (1= enable; 0= disable)
4	EIF	External interrupt request flag (1= active; 0= inactive)
5	TF	Internal timer/event counter request flag (1= active; 0= inactive)
6	ADF	A/D converter request flag (1= active; 0= inactive)
7		Unused bit, read as "0"

#### INTC (0BH) Register

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of the INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

The A/D converter end-of-conversion interrupt is initialized by setting the A/D end-of-conversion interrupt request flag (bit 6 of the INTC), caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the end of A/D conversion interrupt request flag is set, a subroutine call to location 00CH will occur. The related interrupt request flag will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H
A/D Converter Interrupt	3	0CH

The timer/event counter interrupt request flag (TF), external interrupt request flags (EIF), A/D converter interrupt request flag (ADF), enable timer/event counter interrupt bit (ETI), enable A/D converter interrupt (EADI), enable external interrupt (EEI) and enable master interrupt bit(EMI) constitute the interrupt control registers (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI, EADI and are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupts from being serviced. Once the interrupt request flags (TF, EIF, ADF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

#### **Oscillator Configuration**

There are two oscillator circuits in the microcontroller.



#### System Oscillator

Both are designed for system clocks, namely the RC oscillator and the Crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS is required and the resistance must range from  $24k\Omega$  to  $1M\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the oscillation fre-



quency may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required (if the oscillating frequency is less than 1MHz).

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately  $65\mu$ s at 5V. The WDT oscillator can be disabled by options to conserve power.

#### Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4) determined by options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The watchdog timer can be disabled by option. If the watchdog timer is disabled, all executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of  $65\mu$ s at 5V normally) is selected, it is divided by  $2^{16}$  to get the nominal time-out period of approximately 5.1s at 5V. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset", and only the Program Counter and SP are reset to zero. To clear the WDT contents (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instructions include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT, otherwise, the WDT may reset the chip as a result of time-out.

#### **Power Down Operation – HALT**

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on-chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the cause for a chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP, the other circuits maintain their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the



#### Watchdog Timer



device by the options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequences may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t<sub>SYS</sub> (system clock period) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledge, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

#### Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" means "unchanged"



**Reset Timing Chart** 







**Reset Configuration** 

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system resets (power-up, WDT time-out or  $\overrightarrow{\text{RES}}$  reset) or awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or  $\overline{\text{RES}}$  reset).

The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
SP	Points to the top of the stack



Register	gister Reset WDT time-out (Power On) (Normal Operation)		RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*	
TMR	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu	
Program Counter	000H	000H	000H	000H	000H	
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	
ACC	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน	
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	นนนน นนนน	
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu	
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu	
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu	
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PB	1111	1111	1111	1111	uuuu	
PBC	1111	1111	1111	1111	uuuu	
PD	1	1	1	1	u	
PDC	1	1	1	1	u	
ADRH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน	
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	นนนน นนนน	
ACSR	100	100	100	100	uuu	

The registers state are summarized in the following table.

Note: "\*" means "warm reset" "u" means "unchanged" "x" means "unknown"

#### **Timer/Event Counter**

A timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or the system clock.

Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. Using the internal clock allows the user to generate an accurate time base.

The timer/event counter can generate a PFD signal by using external or internal clock and PFD frequency is determine by the equation  $f_{INT}/[2\times(256\text{-N})]$ .

There are two registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location. Writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR retrieves the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options.

The TM0, TM1 bits define the operating mode. The

event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the  $f_{\rm INT}$  clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the  $f_{\rm INT}$  clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of the INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the



cycle measurement will function again as long as it receives further transient pulse. Note that in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues an interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of the TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The timer/event counter overflow is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer.

The bits 0~2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown. The overflow signal of the timer/event counter can be used to generate PFD signals for buzzer driving.



### **Timer/Event Counter**

Bit No.	Label	Function	
0~2	PSC0~PSC2	Defines the prescaler stages, PSC2, PSC1, PSC0= $000: f_{SYS}/2^0$ $001: f_{SYS}/2^1$ $010: f_{SYS}/2^2$ $011: f_{SYS}/2^3$ $100: f_{SYS}/2^4$ $101: f_{SYS}/2^5$ $110: f_{SYS}/2^6$ $111: f_{SYS}/2^7$	
3	TE	Defines the TMR active edge of the timer/event counter (0=active on low to high; 1=active on high to low)	
4	TON Enables or disables the timer counting (0=disable; 1=enable)		
5		Unused bit, read as "0"	
6 7	TM0 TM1	Defines the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused	

#### TMRC Register



#### Input/Output Ports

There are 13 bidirectional input/output lines in the microcontroller, labeled from PA, PB and PD, which are mapped to the data memory of [12H], [14H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (depending on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR

[m]:", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 7-bit of port D and 4 bits of port B are not physically implemented, on reading them a "0" is returned whereas writing then results in no-operation. See Application note.

There is a pull-high option available for all I/O lines. Once the pull-high option is selected, all I/O lines have pull-high resistors. Otherwise, the pull-high resistors are absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PA3 is pin-shared with the PFD. If the PFD option is selected, the output signal in output mode of PA3 will be the PFD signal generated by the timer/event counter overflow signal. Those in the input mode always maintain their original functions. Once the PFD option is selected, the PFD output signal is controlled by PA3 data register only. Writing "1" to PA3 data register will enable the PFD output function and writing "0" will force the PA3 to remain at "0". The I/O functions of PA3 are shown below.

I/O	l/P	O/P	l/P	O/P
Mode	(Normal)	(Normal)	(PFD)	(PFD)
PA3	Logical Input	Logical Output	Logical Input	

Note: The PFD frequency is the timer/event counter overflow frequency divided by 2.

The PA4, PA5 are pin-shared with TMR, INT pins respectively.



Rev. 0.00



#### A/D Converter

The 4 channels and 8-bit resolution A/D (7-bit accuracy) converter are implemented in this microcontroller. The reference voltage is VDD. The A/D converter contains three special registers, namely, ADRH (21H) ADCR (22H) and ACSR (23H). The ADRH is A/D result register higher-order byte and are read-only. After the A/D conversion is completed, the ADRH should be read to retrieve the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and end of A/D conversion flag. If users want to start an A/D conversion, they should define the PB configuration, select the converted analog channel, and give START bit a raising edge and falling edge  $(0\rightarrow 1\rightarrow 0)$ . At the end of A/D conversion, the EOCB bit is cleared and an A/D converter interrupt occurs (if the A/D converter interrupt is enabled). The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the are used to select an analog input channel. There are a total of eight channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line determined by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled and the A/D converter circuit is powered on. The EOCB bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of the A/D converter. Giving START bit a rising edge and falling edge means that the A/D conversion has started. In order to ensure that A/D conversion is completed, the START should remain at "0" until the EOCB is cleared to "0" (end of A/D conversion).

The bit 7 of the ACSR is used for testing purposes only. It cannot be used by the users. The bit1 and bit0 of the ACSR are used to select the A/D clock sources.

Bit No.	Label	Function
0 1	ADCS0 ADCS1	Selects the A/D converter clock source 00= system clock/2 01= system clock/8 10= system clock/32 11= undefined
2~6		Unused bit, read as "0"
7	TEST	For test mode used only

ACSR (23H) Register

Bit No.	Label	Function
0 1 2	ACS0 ACS1 ACS2	Defines the analog channel select.
3 4 5	PCR0 PCR1 PCR2	Defines the port B configuration select. If PCR0, PCR1 and PCR2 are all zero, the ADC circuit is powered off to re- duce power consumption.
6	EOCB	Provides response at the end of the A/D conversion. (0= end of A/D conversion)
7	START	Starts the A/D conversion. $(0\rightarrow 1\rightarrow 0=$ start; $0\rightarrow 1=$ reset the A/D converter)

ADCR (22H) Register

ACS2	ACS1	ACS0	Analog Channel
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3

**Analog Input Channel Selection** 

When the A/D conversion is completed, the A/D interrupt request flag is set. The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRH	D7	D6	D5	D4	D3	D2	D1	D0

Note: D0~D7 is A/D conversion result data bit LSB~MSB.

PCR2	PCR1	PCR0	3	2	1	0
0	0	0	PB3	PB2	PB1	PB0
0	0	1	PB3	PB2	PB1	AN0
0	1	0	PB3	PB2	AN1	AN0
0	1	1	PB3	AN2	AN1	AN0
1			AN3	AN2	AN1	AN0

**Port B Configuration** 



The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

### Example: using EOCB Polling Method to detect end of conversion

Example: using EOCB Polling Me	thod to detect end of conversion
clr INTC.3	; disable A/D interrupt in interrupt control register
mov a,00100000B	
mov ADCR,a	; setup ADCR register to configure Port PB0~PB3 as A/D inputs and select ; AN0 to be connected to the A/D converter
mov a,0000001B	
mov ACSR,a	; setup the ACSR register to select $f_{\mbox{\scriptsize SYS}}/8$ as the A/D clock
Start_conversion:	
clr ADCR.7	
set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
Polling_EOC:	
sz ADCR.6	; poll the ADCR register EOCB bit to detect end of A/D conversion
jmp polling_EOC	; continue polling
mov a,ADRH	; read conversion result from the high byte ADRH register
mov adrh_buffer,a	; save result to user defined register
:	
jmp start_conversion	; start next A/D conversion
Example: using the Interrupt meth	od to detect end of conversion
set INTC.0	; interrupt global enable
set INTC.3	; enable A/D interrupt in interrupt control register
mov a,00100000B	
mov ADCR,a	; setup ADCR register to configure Port PB0~PB3 as A/D inputs and select ; AN0 to be connected to the A/D converter
mov a,00000001B	
mov ACSR,a	; setup the ACSR register to select $f_{\mbox{\scriptsize SYS}}/8$ as the A/D clock
start_conversion:	
clr ADCR.7	
set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
:	
:	
; interrupt service routine	
EOC_service routine:	
mov a_buffer,a	; save ACC to user defined register
mov a,ADRH	; read conversion result from the high byte ADRH register
mov adrh_buffer,a	; save result to user defined register
clr ADCR.7	
set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
mov a,a_buffer	; restore ACC from temporary storage
reti	,,,,,





Note: A/D clock must be fsys/2, fsys/8 or fsys/32

#### A/D Conversion Timing

#### Low Voltage Reset – LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range  $0.9V \sim V_{LVR}$ , such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:

- The low voltage  $(0.9V \sim V_{LVR})$  state has to be maintained for more than 1ms, and the other circuits remain in their original state. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform a chip reset.

The relationship between  $V_{\text{DD}}$  and  $V_{\text{LVR}}$  is shown below.



Note: V<sub>OPR</sub> is the voltage range for proper chip operation at 2MHz system clock.





### Low Voltage Reset

- Note: \*1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
  - \*2: Since low voltage has to be maintained for more than 1ms, otherwise the system remain in their original state. Therefore a 1ms delay has to elapse before entering the reset mode.

### Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

No.	Options
1	WDT clock source: WDTOSC or f <sub>SYS</sub> /4
2	WDT function: enable or disable
3	LVR function: enable or disable
4	CLRWDT instruction (s): One or two clear WDT instruction (s)
5	System oscillator: RC or crystal
6	Pull-high resistors (PA): none or pull-high
7	Pull-high resistors (PB): none or pull-high
8	Pull-high resistors (PD): none or pull-high
9	PFD function: enable or disable
10	PA0~PA7 wake-up: enable or disable



### **Data EEPROM Functional Description**

#### Serial clock (SCL)

The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.

Serial data (SDA)

The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.

#### **Memory Organization**

1K Serial EEPROM

Internally organized with 128 8-bit words, the 1K requires an 8-bit data word address for random word addressing.

#### **Device Operations**

Clock and data transition

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.

Start condition

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram).

Stop condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).

Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.



#### **Device Addressing**

The 1K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to the diagram showing the Device Address). This is common to all the EEPROM device.

The next three bits are the fixed to be "0".

The 8th bit of device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the comparison of the device address succeed the EEPROM will output a zero at ACK bit. If not, the chip will return to a standby state.

1	0	1	0	0	0	0	R/W
							,

Device Address

#### Write Operations

· Byte write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the non-volatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write is completed (refer to Byte write timing).

Acknowledge polling

To maximise bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.



**Byte Write Timing** 



Acknowledge Polling Flow

Read operations

The data EEPROM supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to "1".

Current address read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read from the last byte of the last memory page to the first byte of the first page. The address roll over during write from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond a No ACK (High) signal and following stop condition (refer to Current read timing).

Random read

A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition. (refer to Random read timing).

Sequential read

Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a "no ACK" signal (high) followed by a stop condition.



# **Data EEPROM Timing Diagrams**



Note: The write cycle time t<sub>WR</sub> is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.



# **Application Circuits**



Note: "\*" SDA and SCL pins are for HT45R04E only.

Note: The resistance and capacitance for the reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing RES to high.

"\*" Make the length of the wiring, which is connected to the  $\overline{\text{RES}}$  pin as short as possible, to avoid noise interference.

The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ

tions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.



# Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 <sup>(1)</sup> 1 <sup>(1)</sup> 1 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation	1	(1)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	$ \begin{array}{c c} 1^{(1)} \\ 1^{(1)} \end{array} $	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch		1	
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read		1	
TABRDC [m] TABRDL [m]	Read ROM code (current page) to data memory and TBLH Read ROM code (last page) to data memory and TBLH (This instruction is not valid for HT48R05A-1/HT48C05)	2 <sup>(1)</sup> 2 <sup>(1)</sup>	None None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- $\checkmark$ : Flag is affected
- -: Flag is not affected
- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- $^{(3)}$ :  $^{(1)}$  and  $^{(2)}$
- <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



# Instruction Definition

ADO A LUI	A .I.II					
ADC A,[m] Description	The conte	ents of the	nd carry to specified on spthe resu	data mem	ory, accum	
Operation	$ACC \leftarrow A$	CC+[m]+0				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ADCM A,[m]	Add the a	ccumulato	or and carry	/ to data r	nemory	
Description			specified on specified of specified of the result of the r			
Operation	$[m] \leftarrow AC$	C+[m]+C				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ADD A,[m]	etch hhA	memory t	o the accur	nulator		
Description			specified of		orv and the	e accum
Description		the accum	•			o doodin
Operation	$ACC \leftarrow A$	CC+[m]				
Affected flag(s)						
Affected flag(s)	ТО	PDF	OV	Z	AC	С
Affected flag(s)	T0 —	PDF	OV √	Z √	AC √	C √
Affected flag(s)						-
	Add imme	ediate data	$\checkmark$	√ cumulator	V	V
ADD A,x	Add imme The conte	ediate data ents of the tor.	to the acc	√ cumulator	V	V
ADD A,x Description	Add imme The conte accumula	ediate data ents of the tor.	to the acc	√ cumulator	V	V
<b>ADD A,x</b> Description Operation	Add imme The conte accumula	ediate data ents of the tor.	to the acc	√ cumulator	V	V
ADD A,x Description Operation	Add imme The conte accumula ACC ← A	ediate data ents of the tor. .CC+x	√ a to the acc accumulate	√ cumulator or and the	√ specified o	√ data are
ADD A,x Description Operation	Add imme The conte accumula ACC $\leftarrow$ A	ediate data ents of the tor. .CC+x PDF	√ a to the acc accumulate	√ cumulator pr and the Z √	√ specified o AC √	√ data are C
ADD A,x Description Operation Affected flag(s)	Add imme The conte accumula ACC ← A TO  Add the a The conte	ediate data ents of the tor. .CC+x PDF 	 a to the acc accumulate OV  or to the da specified of	√ cumulator pr and the Z √ ta memor	√ specified o AC √ y	√ data are C √
ADD A,x Description Operation Affected flag(s)	Add imme The conte accumula ACC ← A TO  Add the a The conte	ediate data ents of the tor. .CC+x PDF 	 a to the acc accumulate OV  or to the da specified of	√ cumulator pr and the Z √ ta memor	√ specified o AC √ y	√ data are C √
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	Add imme The conte accumula ACC ← A TO — Add the a The conte stored in	ediate data ents of the tor. .CC+x PDF 	 a to the acc accumulate OV  or to the da specified of	√ cumulator pr and the Z √ ta memor	√ specified o AC √ y	√ data are C √
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation	Add imme The conte accumula ACC ← A TO — Add the a The conte stored in	ediate data ents of the tor. .CC+x PDF 	 a to the acc accumulate OV  or to the da specified of	√ cumulator pr and the Z √ ta memor	√ specified o AC √ y	√ data are C √



	Logical A	ND accun	nulator with	n data mei	mory	
Description			lator and th s stored ir			mory perfo
Operation	$ACC \leftarrow A$	CC "AND	″ [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				$\checkmark$		
AND A,x	Logical A	ND imme	diate data	to the acc	umulator	
Description			llator and t in the acc		ed data pe	rform a bi
Operation	$ACC \leftarrow A$	CC "AND	″ x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				$\checkmark$		
ANDM A,[m]	Logical A	ND data n	nemory wi	th the accu	umulator	
Description		•	d data mer s stored ir	•		lator perfo
Operation	[m] ← AC			The uata	memory.	
Affected flag(s)	[iii] ← AC		[11]			
/ moored mag(e)						
	ТО	PDF	OV	Z	AC	С
	то —	PDF	0V	Z √	AC	с —
CALL addr	TO — Subroutin		OV		AC	C
CALL addr Description	Subroutin	e call	OV 	V		
	Subroutin The instru program o	e call uction unc	conditional crements c	√ y calls a s	subroutine ain the add	located a
	Subroutin The instru program o this onto	e call uction unc counter ind		√ y calls a s nce to obt ated addre	subroutine ain the add	located a
	Subroutin The instru program o this onto with the in	e call uction unc counter ind the stack.	conditional crements of The indic at this add	√ y calls a s nce to obt ated addre	subroutine ain the add	located a
Description	Subroutin The instru program o this onto with the in	e call uction und counter ind the stack. Instruction	conditional crements of The indic at this add Counter+1	√ y calls a s nce to obt ated addre	subroutine ain the add	located a
Description	Subroutin The instru program o this onto with the ir Stack ←	e call uction und counter ind the stack. Instruction	conditional crements of The indic at this add Counter+1	√ y calls a s nce to obt ated addre	subroutine ain the add	located a
Description	Subroutin The instru program o this onto with the ir Stack ←	e call uction und counter ind the stack. Instruction	conditional crements of The indic at this add Counter+1	√ y calls a s nce to obt ated addre	subroutine ain the add	located a
Description	Subroutin The instru program of this onto with the in Stack ← I Program	e call uction und counter ind the stack. Instruction Program ( Counter e	conditional crements of The indic at this add Counter+1 – addr	√ y calls a s nce to obt ated addre lress.	subroutine ain the ado	located a lress of the loaded. I
Description	Subroutin The instru program of this onto with the in Stack ← I Program	e call uction unc counter ind the stack. Instruction Program ( Counter PDF	conditional crements of The indic at this add Counter+1 – addr OV	√ y calls a s nce to obt ated addre lress.	subroutine ain the ado	located a lress of the loaded. I
Description Operation Affected flag(s)	Subroutin The instru program of this onto with the in Stack ← I Program of TO 	e call uction unc counter ind the stack. Instruction Program ( Counter PDF PDF	conditional crements of The indic at this add Counter+1 – addr OV	y calls a s nce to obt ated addre lress. Z	AC	located a lress of the loaded. I
Description Operation Affected flag(s)	Subroutin The instru program of this onto with the in Stack ← I Program of TO 	e call uction unc counter ind the stack. Instruction Program ( Counter « PDF  PDF	conditional crements of The indic at this add Counter+1 – addr OV	y calls a s nce to obt ated addre lress. Z	AC	located a lress of the loaded. I
Description Operation Affected flag(s) CLR [m] Description	Subroutin The instru program of this onto with the in Stack ← I Program TO 	e call uction unc counter ind the stack. Instruction Program ( Counter « PDF  PDF	conditional crements of The indic at this add Counter+1 – addr OV	y calls a s nce to obt ated addre lress. Z	AC	located a lress of the loaded. I
Description Operation Affected flag(s) CLR [m] Description Operation	Subroutin The instru program of this onto with the in Stack ← I Program TO 	e call uction unc counter ind the stack. Instruction Program ( Counter « PDF  PDF	conditional crements of The indic at this add Counter+1 – addr OV	y calls a s nce to obt ated addre lress. Z	AC	located a lress of the loaded. I



CLR [m].i	Clear bit o	of data me	emory			
Description	The bit i c	f the spec	ified data	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)	ТО	DDE	01/	7		0
	ТО	PDF	OV	Z	AC	С
				_		
CLR WDT	Clear Wat	tchdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). Ti	he power o	lown bit (l
Operation	WDT $\leftarrow$ 0 PDF and					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	0		_		
CLR WDT1	Preclear \	Natchdog	Timer			
Description Operation	of this inst plies this WDT $\leftarrow$ 0	ruction wit instruction 0H*	WDT2, cle thout the o has been	ther precle	ear instruct	ion just se
	PDF and	$*0 \rightarrow OT$				
Affected flag(s)				-	10	
Affected flag(s)	TO	PDF	OV	Z	AC	С
Affected flag(s)	TO 0*	PDF 0*	OV	Z	AC	C
Affected flag(s) CLR WDT2		0*		Z	AC	C
	0* Preclear V Together of this ins	0* Watchdog with CLR V truction w		ars the WI	DT. PDF a	nd TO are
CLR WDT2	0* Preclear V Together of this ins	0* Watchdog with CLR V truction w instruction 0H*	Timer WDT1, cleatithout the	ars the WI	DT. PDF a	nd TO are
CLR WDT2 Description Operation	0* Preclear M Together of this ins plies this WDT ← 0	0* Watchdog with CLR V truction w instruction 0H*	Timer WDT1, cleatithout the	ars the WI	DT. PDF a	nd TO are
CLR WDT2 Description	0* Preclear M Together of this ins plies this WDT ← 0	0* Watchdog with CLR V truction w instruction 0H*	Timer WDT1, cleatithout the	ars the WI	DT. PDF a	nd TO are
CLR WDT2 Description Operation	0* Preclear M Together of this ins plies this WDT ← 0 PDF and	$0^*$ Watchdog with CLR $1$ truction w instruction 0H <sup>*</sup> TO $\leftarrow 0^*$	Timer WDT1, cle ithout the has been	ars the WI other prec executed	DT. PDF a lear instru and the T	nd TO are ction, set O and PI
CLR WDT2 Description Operation	$0^*$ Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO	$0^*$ Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$ PDF 0*	Timer WDT1, cle ithout the has been OV	ars the WI other prec executed	DT. PDF a lear instru and the T	nd TO are ction, set O and PI
CLR WDT2 Description Operation Affected flag(s)	$0^*$ Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO $0^*$ Complem Each bit of	$0^*$ Watchdog with CLR \ truction w instruction 0H* TO ← 0* PDF 0* ent data n of the spece	Timer WDT1, cle ithout the has been OV	ars the WI other prec executed Z  memory i	DT. PDF a lear instru and the T AC	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s)	$0^*$ Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO $0^*$ Complem Each bit of	$0^*$ Watchdog with CLR <sup>1</sup> truction w instruction 0H <sup>*</sup> TO ← 0 <sup>*</sup> PDF 0 <sup>*</sup> ent data n of the spea	Timer WDT1, cle ithout the o has been OV OV	ars the WI other prec executed Z  memory i	DT. PDF a lear instru and the T AC	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	$0^*$ Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO $0^*$ Complem Each bit of which pre	$0^*$ Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$ PDF $0^*$ ent data n of the spea	Timer WDT1, cle ithout the o has been OV OV	ars the WI other prec executed Z  memory i	DT. PDF a lear instru and the T AC	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description Operation	$0^*$ Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO $0^*$ Complem Each bit of which pre	$0^*$ Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$ PDF $0^*$ ent data n of the spea	Timer WDT1, cle ithout the o has been OV OV	ars the WI other prec executed Z  memory i	DT. PDF a lear instru and the T AC	nd TO are ction, set O and PE C C complem

HOLTEK			Prel	imin	ary	Н	T45R04/HT45R04E
CPLA [m]	Complem	ent data m	iemory and	d place re	sult in the	accumul	ator
Description	which pre	viously cor	ntained a 1	are chang	ged to 0 an	d vice-ve	nented (1's complement). Bit ersa. The complemented resulter nemory remain unchanged.
Operation	$ACC \leftarrow [r]$						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_			$\checkmark$	_		
DAA [m]	Decimal-A	Adjust accu	umulator fo	or additior	I		
	carry (AC justment i carry (AC	1) will be d s done by or C) is se	one if the le adding 6 to t; otherwise	ow nibble o the origine the origi	of the accu nal value if	umulator the origi emains u	the BCD code and an interna is greater than 9. The BCD ad nal value is greater than 9 or a nchanged. The result is stored cted.
Operation	then [m].3 else [m].3 and If ACC.7~ then [m].7	ACC.0 >9 ~[m].0 ← ~[m].0 ← ( ACC.4+A( 7~[m].4 ← ~[m].4 ← (	(ACC.3~A (ACC.3~A C1 >9 or C ACC.7~A(	CC.0), AC =1 CC.4+6+A	C1=0		
Affected flag(s)	[						_
	ТО	PDF	OV	Z	AC	С	_
		—	—	—	_	$\checkmark$	
DEC [m]	Decremer	nt data me	mory				
Description	Data in th	e specified	l data mer	nory is de	cremented	l by 1.	
Operation	[m] ← [m]	-1					
Affected flag(s)							_
	ТО	PDF	OV	Z	AC	С	
	D	nt data me	mory and	place resu	ult in the a	ccumulat	or
DECA [m]	Decremen						
	Data in the				remented main unch		ving the result in the accumula
Description	Data in the	ontents of					
Description Operation	Data in the tor. The c	ontents of					
<b>DECA [m]</b> Description Operation Affected flag(s)	Data in the tor. The c	ontents of					



HALT		ver down r				
Description	the RAM a	and registe	ers are reta	n executior ained. The time-out bi	WDT and	prescaler
Operation	Program PDF $\leftarrow$ 1 TO $\leftarrow$ 0	Counter ←	- Program	Counter+ <sup>2</sup>	1	
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	1				
INC [m]	Incremen	t data mer	nory			
Description	Data in th	e specifie	d data mer	mory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_		_	$\checkmark$		
Operation Affected flag(s)	tor. The c ACC ← [r TO		OV	nemory rer Z √	AC	C
JMP addr	Directly ju	Imp				
Description	The progr	am counte	er are repla this destir	aced with th nation.	ne directly	-specified
Operation		Counter ←				
Affected flag(s)	C C					
	ТО	PDF	OV	Z	AC	С
		_	_	_		
MOV A,[m]	Move dat	a memory	to the acc	umulator		
Description				data memo	ory are co	pied to the
Operation	ACC ← [r				-	
Affected flag(s)		-				
	ТО	PDF	OV	Z	AC	С
	_	_	_			_





	Move imm	ediate da	ta to the a	ccumulato	or		
escription	The 8-bit of	lata spec	ified by the	e code is lo	baded into	the accur	nulator.
Operation	$ACC \leftarrow x$						
ffected flag(s)							_
	то	PDF	OV	Z	AC	С	
	_	_	_				
IOV [m],A	Move the a	accumula	tor to data	memory			
Description					ind to the	enocified	data memor
escription	memories		accumula	or are cop		specified	
Operation	[m] ←ACC	;					
ffected flag(s)	[]						
- 3(-)	то	PDF	OV	Z	AC	С	]
		,		_		<u> </u>	1
IOP	No operati	on					
Description			ormed. Ex	ecution co	ontinues w	ith the ne	kt instructior
peration	Program C						
ffected flag(s)	riograffic		rogram	Journer'	•		
neeled hag(3)	ТО	PDF	OV	Z	AC	С	]
	10	FDF	00	2	AC		-
		—	_	—	—		
	L (						
R A.[m]	Logical OF	R accumu	lator with	data memo	orv		
	Logical OF Data in the					emorv (on	e of the data
	Data in the	e accumu	lator and t	he specifie	ed data me		e of the data he accumul
escription	Data in the	e accumu vise logic	lator and t al_OR ope	he specifie	ed data me		
escription	Data in the form a bitv	e accumu vise logic	lator and t al_OR ope	he specifie	ed data me		
Description	Data in the form a bitv	e accumu vise logic	lator and t al_OR ope	he specifie	ed data me		
escription	Data in the form a bitv ACC $\leftarrow$ AC	e accumu vise logica CC "OR"	lator and t al_OR ope [m]	he specifie eration. The Z	ed data mo e result is	stored in t	
escription	Data in the form a bitv ACC $\leftarrow$ AC	e accumu vise logica CC "OR"	lator and t al_OR ope [m]	he specifie eration. Th	ed data mo e result is	stored in t	
OR A,[m] Description Operation offected flag(s)	Data in the form a bitv ACC $\leftarrow$ AC	e accumu vise logic: CC "OR" PDF 	lator and t al_OR ope [m] OV	he specifie eration. The Z √	AC	stored in t	
Description Operation Iffected flag(s)	Data in the form a bitw ACC ← AC TO Logical OF	e accumu vise logic: CC "OR" PDF 	lator and t al_OR ope [m] OV 	he specifie eration. The Z √ the accur	AC	C	
Description Operation (ffected flag(s) <b>DR A,x</b> Description	Data in the form a bitw ACC ← AC TO Logical OF	e accumu vise logic CC "OR" PDF 	lator and t al_OR ope [m] OV 	he specifie eration. The Z √ the accur the specifi	AC	C	he accumul
Description Operation Affected flag(s)	Data in the form a bitw ACC ← AC TO Logical OF Data in the	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored	lator and t al_OR ope [m] OV ate data to alator and in the acc	he specifie eration. The Z √ the accur the specifi	AC	C	he accumul
Description Operation (ffected flag(s) <b>DR A,x</b> Description	Data in the form a bitw ACC ← AC TO Logical OF Data in the The result	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored	lator and t al_OR ope [m] OV ate data to alator and in the acc	he specifie eration. The Z √ the accur the specifi	AC	C	he accumul
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bitw ACC ← AC TO Logical OF Data in the The result	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored	lator and t al_OR ope [m] OV ate data to alator and in the acc	he specifie eration. The Z √ the accur the specifi	AC	C	he accumul
Description Operation Affected flag(s) OR A,x Description	Data in the form a bitw ACC $\leftarrow$ AC TO Logical OF Data in the The result ACC $\leftarrow$ AC	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored CC "OR"	lator and t al_OR ope [m] OV ate data to ate data to alator and in the acc x	the specific ration. The Z √ the accur the specifi umulator.	AC A	C C erform a b	he accumul
Description Operation Affected flag(s) OR A,x Description	Data in the form a bitw ACC $\leftarrow$ AC TO Logical OF Data in the The result ACC $\leftarrow$ AC	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored CC "OR"	lator and t al_OR ope [m] OV ate data to ate data to alator and in the acc x	the specific ration. The Z √ the accur the specifi umulator. Z	AC A	C C erform a b	he accumul
Perservention Peration Iffected flag(s) IR A,x Pescription Peration Iffected flag(s)	Data in the form a bitw ACC $\leftarrow$ AC TO Logical OF Data in the The result ACC $\leftarrow$ AC	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF —	lator and t al_OR ope [m] OV ate data to ate data to ate data to ate data to v lator and x OV	the specific ration. The Z  the accur the specifi umulator. Z 	AC AC AC AC AC	C C erform a b	he accumul
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bitw $ACC \leftarrow AC$ $TO$ $$ $Logical OF$ Data in the result $ACC \leftarrow AC$ $TO$ $$ $Logical OF$ Data in the constant of the	e accumu vise logic: CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to ate data to alator and in the acc x OV emory with emory (or	the accur the accur the accur the specifi umulator. Z  the accur the accur	AC	C C erform a b C C ories) and	itwise logica
Perservention Operation Affected flag(s) OR A,x Person Perservention Affected flag(s) ORM A,[m] Person flag(s)	Data in the form a bitw $ACC \leftarrow AC$ $TO$ $$ $Logical OF$ Data in the result $ACC \leftarrow AC$ $TO$ $$ $Logical OF$ Data in the bitwise log	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF — R data me e data me ical_OR	lator and t al_OR ope [m] OV ate data to ate data to ate data to alator and f in the acc x OV OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z  the accur the accur	AC	C C erform a b C C ories) and	itwise logica
Description Operation (ffected flag(s) OR A,x Description Operation (ffected flag(s) ORM A,[m] Description	Data in the form a bitw $ACC \leftarrow AC$ $TO$ $$ $Logical OF$ Data in the result $ACC \leftarrow AC$ $TO$ $$ $Logical OF$ Data in the constant of the	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF — R data me e data me ical_OR	lator and t al_OR ope [m] OV ate data to ate data to ate data to alator and f in the acc x OV OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z  the accur the accur	AC	C C erform a b C C ories) and	itwise logica
Description Deperation (ffected flag(s) <b>DR A,x</b> Description (ffected flag(s) <b>DRM A,[m]</b> Description	Data in the form a bitw $ACC \leftarrow AC$ TO Logical OF Data in the The result $ACC \leftarrow AC$ TO TO Logical OF Data in the bitwise log [m] $\leftarrow ACC$	e accumu vise logic: CC "OR" PDF  R immedia e accumu is stored CC "OR" PDF  R data me e data m jical_OR ( C "OR" [m	lator and t al_OR ope [m] OV ate data to ate data to alator and t in the acc x OV emory with emory (or operation. ]	the accur the accur the specific umulator. Z  the accur the specific umulator. Z 	AC A	C C erform a b C C ories) and in the data	itwise logica
Description Operation (ffected flag(s) OR A,x Description Operation (ffected flag(s) ORM A,[m] Description	Data in the form a bitw $ACC \leftarrow AC$ $TO$ $$ $Logical OF$ Data in the result $ACC \leftarrow AC$ $TO$ $$ $Logical OF$ Data in the bitwise log	e accumu vise logic: CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF — R data me e data me ical_OR	lator and t al_OR ope [m] OV ate data to ate data to ate data to alator and f in the acc x OV OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z  the accur the accur	AC	C C erform a b C C ories) and	itwise logica





RET	Return fro	om subrou	tine					
Description	The progr	am counte	er is restor	ed from th	e stack. T	his is a 2-		
Operation	Program (	Counter ←	- Stack					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		_		—		—		
RET A,x	Return an	d place in	nmediate d	ata in the	accumula	tor		
Description	The program counter is restored from the stack and the accumulator loaded with the fied 8-bit immediate data.							
Operation	Program $0$ ACC $\leftarrow$ x		- Stack					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		_	—	—		—		
RETI	Return fro	om interrup	ot					
Description			er is restor enable ma					
Operation	Program	Counter ←	- Stack					
	$EMI \leftarrow 1$							
Affected flag(s)	ТО		01/	7				
Affected flag(s)	ТО	PDF	OV	Z	AC	С		
Affected flag(s)		PDF	OV	Z	AC	C		
Affected flag(s)	TO — Rotate da			Z 	AC —	C		
	 Rotate da	ta memor						
RL [m]	Rotate da	ta memor	y left	ata memo	 ry are rota	ted 1 bit le		
<b>RL [m]</b> Description Operation	Rotate da	ta memor nts of the – [m].i; [m	y left	ata memo	 ry are rota	ted 1 bit le		
RL [m] Description	Rotate da The conte [m].(i+1) ∢ [m].0 ← [r		y left specified d	ata memo	ry are rota emory (i=0			
<b>RL [m]</b> Description Operation	Rotate da The conte [m].(i+1) <	ta memor nts of the – [m].i; [m	y left	ata memo	 ry are rota	ted 1 bit le		
<b>RL [m]</b> Description Operation	Rotate da The conte [m].(i+1) ∢ [m].0 ← [r		y left specified d ı].i:bit i of tl	ata memo	ry are rota emory (i=0			
<b>RL [m]</b> Description Operation Affected flag(s)	 Rotate da The conte [m].(i+1) ∢ [m].0 ← [r TO 	ta memor nts of the : [m].i; [m m].7 PDF	y left specified d ı].i:bit i of tl OV	ata memo ne data mo Z	ry are rota emory (i=0 AC			
<b>RL [m]</b> Description Operation	Rotate da The conte [m].(i+1) $\leftarrow$ [m].0 $\leftarrow$ [r TO — Rotate da Data in the	ta memor nts of the s [m].i; [m n].7 PDF 	y left specified d i].i:bit i of th OV  y left and p	ata memo ne data me Z Jace resul	ry are rota emory (i=0 AC 	ted 1 bit le 0~6) C 		
RL [m] Description Operation Affected flag(s) RLA [m] Description	Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow [r]$ TO 	ta memor nts of the [m].i; [m n].7 PDF 	y left specified d i].i:bit i of th OV  y left and p data mem accumula	ata memo ne data me Z Jace resul nory is rota tor. The co	ry are rota emory (i=0 AC — It in the ac ted 1 bit le ontents of	C C C cumulato ft with bit the data r		
RL [m] Description Operation Affected flag(s)	Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow [r]$ TO 	ta memor ints of the s (m].i; [m]m].7 PDF ta memor e specified sult in the (m].i; [m]	y left specified d i].i:bit i of th OV  y left and p	ata memo ne data me Z Jace resul nory is rota tor. The co	ry are rota emory (i=0 AC — It in the ac ted 1 bit le ontents of	C C C cumulato ft with bit the data r		
RL [m] Description Operation Affected flag(s) RLA [m] Description	Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow [r]$ TO — Rotate da Data in the rotated re ACC.(i+1)	ta memor ints of the s (m].i; [m]m].7 PDF ta memor e specified sult in the (m].i; [m]	y left specified d i].i:bit i of th OV  y left and p data mem accumula	ata memo ne data me Z Jace resul nory is rota tor. The co	ry are rota emory (i=0 AC — It in the ac ted 1 bit le ontents of	C C C cumulato ft with bit the data r		
RL [m] Description Operation Affected flag(s) RLA [m] Description Operation	Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow [r]$ TO — Rotate da Data in the rotated re ACC.(i+1)	ta memor ints of the s (m].i; [m]m].7 PDF ta memor e specified sult in the (m].i; [m]	y left specified d i].i:bit i of th OV  y left and p data mem accumula	ata memo ne data me Z Jace resul nory is rota tor. The co	ry are rota emory (i=0 AC — It in the ac ted 1 bit le ontents of	C C C cumulato ft with bit the data r		

HOLTEK	Preliminary HT45R04/HT45R04
RLC [m]	Rotate data memory left through carry
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 places the carry bit; the original carry flag is rotated into the bit 0 position.
Operation	[m].(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	
	TO         PDF         OV         Z         AC         C           —         —         —         —         √
RLCA [m]	Rotate left through carry and place result in the accumulator
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces to carry bit and the original carry flag is rotated into bit 0 position. The rotated result is store in the accumulator but the contents of the data memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	
	TO PDF OV Z AC C
RR [m]	Rotate data memory right
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7
Operation	[m].i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 $\leftarrow$ [m].0
Affected flag(s)	
	TO PDF OV Z AC C
KRA [m]	Rotate right and place result in the accumulator
	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leave the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leave the rotated result in the accumulator. The contents of the data memory remain unchange
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leave the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)
Description Dperation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange $ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $ACC.7 \leftarrow [m].0$
Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange $ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $ACC.7 \leftarrow [m].0$
Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0TO PDF OV Z AC C——Rotate data memory right through carryThe contents of the specified data memory and the carry flag are together rotated 1
Description Operation Affected flag(s) <b>RRC [m]</b> Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaved the rotated result in the accumulator. The contents of the data memory remain unchanged ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)         ACC.7 $\leftarrow$ [m].0         TO       PDF       OV       Z       AC       C         -       -       -       -       -       -         Rotate data memory right through carry       Rotate data memory right through carry
Description Operation Affected flag(s) <b>RRC [m]</b> Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leave the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0 TO PDF OV Z AC C 
RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leave the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0 TO PDF OV Z AC C 

HOLTEK	



RRCA [m]	Rotate righ	it through	carry and	l place res	ult in the a	accumulate	Dr
Description	the carry bi	t and the	original ca	arry flag is	rotated int	o the bit 7	ated 1 bit right. Bit 0 replace position. The rotated resu remain unchanged.
Operation	ACC.i ← [r ACC.7 ← 0 C ← [m].0	- · · ·	m].i:bit i of	f the data i	memory (i	=0~6)	
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		_				$\checkmark$	
SBC A,[m]	Subtract da	ata memo	ory and ca	rry from th	ie accumu	lator	
Description	The conter tracted fror		•		•	•	ient of the carry flag are sinulator.
Operation	$ACC \leftarrow AC$	C+[m]+C	)				
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
	_	—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SBCM A,[m] Description Operation	Subtract da The conter tracted fror [m] ← ACC	nts of the n the acc	specified	data memo	ory and the	e complerr	ent of the carry flag are so nemory.
Affected flag(s)	[						1
Affected flag(s)	ТО	PDF	OV	Z	AC	С	]
Affected flag(s)	TO	PDF	OV √	Z V	AC √	C V	
Affected flag(s) SDZ [m]	TO — Skip if deci		$\checkmark$	$\checkmark$			
	Skip if decr The conter instruction instruction tion (2 cycl	rement da its of the s is skipper execution es). Othe	√ ata memo specified d d. If the re n, is discar erwise prod	√ ry is 0 lata memo sult is 0, th ded and a ceed with	√ ry are dec ne followin dummy cy	√ remented l g instructio vcle is repla	by 1. If the result is 0, the n on, fetched during the curr aced to get the proper instr 1 cycle).
SDZ [m] Description	Skip if decr The conter instruction instruction	rement da its of the s is skipper execution es). Othe	√ ata memo specified d d. If the re n, is discar erwise prod	√ ry is 0 lata memo sult is 0, th ded and a ceed with	√ ry are dec ne followin dummy cy	√ remented l g instructio vcle is repla	on, fetched during the curr aced to get the proper instr
SDZ [m] Description Operation	Skip if decr The conter instruction instruction tion (2 cycl	rement da its of the s is skipper execution es). Othe	√ ata memo specified d d. If the re n, is discar erwise prod	√ ry is 0 lata memo sult is 0, th ded and a ceed with	√ ry are dec ne followin dummy cy	√ remented l g instructio vcle is repla	on, fetched during the curr aced to get the proper instr
SDZ [m] Description Operation	Skip if deci The conter instruction instruction tion (2 cycl Skip if ([m]	rement da ats of the s is skippe executior es). Othe –1)=0, [m	√ ata memo specified d d. If the re n, is discar erwise proo n] ← ([m]–	√ ry is 0 lata memo sult is 0, th ded and a ceed with 1)	√ ry are dec ne followin dummy cy the next ir	√ remented l g instructio rcle is repla istruction (	on, fetched during the curr aced to get the proper instr
SDZ [m] Description Operation	Skip if deci The conter instruction instruction tion (2 cycl Skip if ([m]	rement da its of the s is skippe executior es). Othe –1)=0, [m PDF	√ ata memo specified d d. If the re n, is discar rrwise prod n] ← ([m]– OV	√ ry is 0 lata memo sult is 0, th ded and a ceed with t 1) Z	vy are dec ne followin dummy cy the next in AC 	√ remented l g instructio rcle is repla struction ( C 	on, fetched during the curr aced to get the proper instr
SDZ [m] Description Operation Affected flag(s)	Skip if deci The conter instruction tion (2 cycl Skip if ([m] TO Decrement The conter instruction unchanged	rement da its of the s is skippe executior es). Othe -1)=0, [m PDF 	√ ata memo specified d d. If the re n, is discar erwise prod 1 ← ([m] - OV mory and specified d d. The resi sult is 0, the ded and a	√ ry is 0 lata memo sult is 0, th ded and a ceed with th 1) Z place resu lata memo ult is stored the following dummy cy	y are dec ne followin dummy cy the next in AC 	veremented I g instruction (cle is replation (cle is replation) (cle	on, fetched during the curr aced to get the proper instr
SDZ [m] Description Operation Affected flag(s) SDZA [m]	Skip if deci The conter instruction tion (2 cycl Skip if ([m] TO Decrement The conter instruction unchanged execution,	rement da its of the s is skippe execution es). Othe -1)=0, [m PDF 	 ata memo specified d d. If the re n, is discar erwise prov and ([m]– OV — Mory and specified d d. The resu sult is 0, the ded and a boceed with	vy is 0 lata memo sult is 0, th ded and a ceed with f 1) Z place resu lata memo ult is stored te following dummy cy the next in	y are dec ne followin dummy cy the next in AC 	veremented I g instruction (cle is replation (cle is replation) (cle	on, fetched during the curr iced to get the proper instr 1 cycle). by 1. If the result is 0, the n but the data memory rema during the current instruct
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if deci The conter instruction tion (2 cycl Skip if ([m] TO Decrement The conter instruction unchanged execution, cles). Othe	rement da its of the s is skippe execution es). Othe -1)=0, [m PDF 	 ata memo specified d d. If the re n, is discar erwise prov and ([m]– OV — Mory and specified d d. The resu sult is 0, the ded and a boceed with	vy is 0 lata memo sult is 0, th ded and a ceed with f 1) Z place resu lata memo ult is stored te following dummy cy the next in	y are dec ne followin dummy cy the next in AC 	veremented I g instruction (cle is replation (cle is replation) (cle	on, fetched during the curr iced to get the proper instr 1 cycle). by 1. If the result is 0, the n but the data memory rema during the current instruct
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	Skip if deci The conter instruction tion (2 cycl Skip if ([m] TO Decrement The conter instruction unchanged execution, cles). Othe	rement da its of the s is skippe execution es). Othe -1)=0, [m PDF 	 ata memo specified d d. If the re n, is discar erwise prov and ([m]– OV — Mory and specified d d. The resu sult is 0, the ded and a boceed with	vy is 0 lata memo sult is 0, th ded and a ceed with f 1) Z place resu lata memo ult is stored te following dummy cy the next in	y are dec ne followin dummy cy the next in AC 	veremented I g instruction (cle is replation (cle is replation) (cle	on, fetched during the curr iced to get the proper instr 1 cycle). by 1. If the result is 0, the n but the data memory rema during the current instruct



HT45R04/HT45R04E

SET [m]	Set data r	nemory					
Description	Each bit o	f the speci	ified data	memory is	set to 1.		
Operation	[m] ← FFI	4					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_					
SET [m]. i	Set bit of	data memu	on				
Description	Bit i of the		2	norv is set	to 1		
Operation	[m].i ← 1	opeenied					
Affected flag(s)	liii].i ← 1						
Allected hag(s)	то	PDF	OV	Z	AC	С	
	10		01	2		0	
		_					
SIZ [m]	Skip if inc	rement da	ta memory	y is 0			
Description	The conte	nts of the	specified o	data memo	ory are inc	remented l	by 1. If the result is 0, the fol-
	-			-			ecution, is discarded and a
	dummy cy the next ir	•	0	et the prop	er instruct	ion (2 cycl	es). Otherwise proceed with
Operation	Skip if ([m			1)			
Affected flag(s)		] ) 0,[[[	.j 、 ([] .	.)			
/	ТО	PDF	OV	Z	AC	С	
SIZA [m]	Increment	data men	nory and p	lace resul	t in ACC, s	skip if 0	
Description			•		•		y 1. If the result is 0, the next
							ulator. The data memory re-
		-			-		etched during the current in- replaced to get the proper
							ction (1 cycle).
Operation	Skip if ([m	]+1)=0, A0	CC ← ([m]	+1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		—	—	_	—	—	
SNZ [m].i	Skip if bit	i of the dat	ta memory	/ is not 0			
Description					0. the next	tinstruction	n is skipped. If bit i of the data
		-		•			current instruction execution,
					-	the proper	instruction (2 cycles). Other-
Quanting	wise proc		ie next ins	struction (1	cycie).		
Operation	Skip if [m]	.I≠U					
Affected flag(s)						6	
	ТО	PDF	OV	Z	AC	С	
		—				—	



SUB A,[m]	Subtract	data memo	ory from the	e accumu	ator		
Description		fied data n he accumu		subtracted	from the c	ontents of	f the accumulator, leaving t
Operation	$ACC \leftarrow A$	.CC+[m]+1					
Affected flag(s)							7
	то	PDF	OV	Z	AC	С	
		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SUBM A,[m]	Subtract	data memo	ory from the	e accumu	ator		
Description		fied data r he data m		subtracted	from the c	ontents of	f the accumulator, leaving t
Operation	$[m] \leftarrow AC$	C+[m]+1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	]
			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SUB A,x	Subtract i	mmediate	data from	the accun	nulator		
Description	The imme	ediate data	specified b	ov the cod	e is subtrac	ted from t	the contents of the accumu
			It in the ac	•			
Operation	$ACC \leftarrow A$	CC+x+1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	]
	_	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SWAP [m]	Swap nib	bles within	the data n	nemory			
Description		order and h nterchang	-	nibbles of	the specifi	ed data m	nemory (1 of the data men
Operation	[m].3~[m]	.0 ↔ [m].7	′~[m].4				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	]
		_	_			_	-
							]
SWAPA [m]	Swap dat	a memory	and place	result in t	he accumi	ılator	
	The low-c	order and h	igh-order r	hibbles of t	he specifie	ed data me	emory are interchanged, w nemory remain unchanged
Description	The low-c ing the re	order and h sult to the	igh-order r	hibbles of t	he specifie	ed data me	
Description	The low-c ing the re ACC.3~A	order and h sult to the CC.0 $\leftarrow$ [r	igh-order r accumulat	hibbles of t	he specifie	ed data me	
SWAPA [m] Description Operation Affected flag(s)	The low-c ing the re ACC.3~A	order and h sult to the CC.0 $\leftarrow$ [r	iigh-order r accumulat n].7~[m].4	hibbles of t	he specifie	ed data me	
Description Operation	The low-c ing the re ACC.3~A	order and h sult to the CC.0 $\leftarrow$ [r	iigh-order r accumulat n].7~[m].4	hibbles of t	he specifie	ed data me	



	Skip if da	ta memor	/ is 0					
Description	the currer	nt instructi	on executi	on, is disc	arded and	d a dummy	-	n, fetched dur laced to get (1 cycle).
Operation	Skip if [m	=0						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_				_		
SZA [m]	Move dat	a memory	to ACC, s	kip if 0				
Description	0, the foll and a dur	owing inst nmy cycle	ruction, fet	tched duri d to get the	ng the cur	rent instru	ction executi	If the content on, is discard nerwise proce
Operation	Skip if [m	=0						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
			1			1		
SZ [m].i	Skip if bit	i of the da	ita memory	y is 0				
Description	instruction	n executio		ded and a	dummy cy	cle is repla	ced to get th	uring the curr e proper instr
Operation	Skip if [m]	l.i=0						
	- F L .							
	ТО	PDF	OV	Z	AC	С		
			OV	Z	AC	C		
Affected flag(s)		PDF	_				Dry	
Affected flag(s)	TO — Move the The low b	PDF — ROM cod	e (current M code (cu	page) to T	BLH and	data memo	•	TBLP) is mov
Affected flag(s) <b>TABRDC [m]</b> Description	TO  Move the The low b to the species [m] $\leftarrow$ RC	PDF — ROM cod yte of ROI cified dat	e (current M code (cu a memory	page) to T rrent page and the hi	BLH and	data memo	able pointer (	,
Affected flag(s) <b>TABRDC [m]</b> Description Operation	TO  Move the The low b to the species [m] $\leftarrow$ RC	PDF — ROM cod yte of ROI cified dat	e (current M code (cu a memory ow byte)	page) to T rrent page and the hi	BLH and	data memo	able pointer (	,
Affected flag(s) <b>TABRDC [m]</b> Description Operation	TO Move the The low b to the spec $[m] \leftarrow RC$	PDF — ROM cod yte of ROI cified dat	e (current M code (cu a memory ow byte)	page) to T rrent page and the hi	BLH and	data memo	able pointer (	,
Affected flag(s) <b>TABRDC [m]</b> Description Operation	TO  Move the The low b to the spec [m] $\leftarrow$ RC TBLH $\leftarrow$	PDF — ROM cod yte of ROI cified dat M code (I ROM code	e (current M code (cu a memory ow byte) e (high byte	page) to T rrent page and the hi e)	BLH and address gh byte tra	data memo ed by the ta ansferred to	able pointer (	,
Affected flag(s) <b>TABRDC [m]</b> Description Operation Affected flag(s)	TO  Move the The low b to the spec [m] $\leftarrow$ RC TBLH $\leftarrow$ TO 	PDF 	e (current M code (cu a memory ow byte) e (high byte OV	page) to T rrent page and the hi e) Z	BLH and address gh byte tra AC	data memo ed by the ta ansferred to C	able pointer (	,
Affected flag(s) <b>TABRDC [m]</b> Description Operation Affected flag(s) <b>TABRDL [m]</b>	TO  Move the The low b to the species [m] $\leftarrow$ RC TBLH $\leftarrow$ TO  Move the The low b the data r	PDF ROM cod yte of ROI coffied data DM code (I ROM code PDF PDF ROM cod yte of RO nemory an	e (current M code (cu a memory ow byte) e (high byte OV  e (last pag	page) to T rrent page and the hi e) Z L e) to TBLI st page) a byte trans	BLH and BLH and address gh byte tra AC AC H and data ddressed sferred to	data memo ed by the ta ansferred to C  a memory by the tabl TBLH direct	e pointer (TE ctly.	,
Affected flag(s) <b>TABRDC [m]</b> Description Operation Affected flag(s) <b>TABRDL [m]</b> Description	TO  Move the The low b to the species [m] $\leftarrow$ RC TBLH $\leftarrow$ TO  Move the The low b the data r	PDF ROM cod yte of ROI cified data M code (I ROM code PDF ROM code yte of RO nemory au this instru	e (current M code (cu a memory ow byte) e (high byte OV e (last pag M code (la nd the high ction is no	page) to T rrent page and the hi e) Z L e) to TBLI st page) a byte trans	BLH and BLH and address gh byte tra AC AC H and data ddressed sferred to	data memo ed by the ta ansferred to C  a memory by the tabl TBLH direct	e pointer (TE ctly.	ctly.
Affected flag(s) <b>FABRDC [m]</b> Description Operation Affected flag(s) <b>FABRDL [m]</b> Description	TO — Move the The low b to the spec $[m] \leftarrow RC$ TBLH $\leftarrow$ TO — Move the The low b the data r Note that $[m] \leftarrow RC$	PDF ROM cod yte of ROI code (I ROM code (I ROM code PDF ROM cod yte of RO yte of RO nemory a this instru M code (I	e (current M code (cu a memory ow byte) e (high byte OV e (last pag M code (la nd the high ction is no	page) to T rrent page and the hi e) Z (e) to TBL st page) a byte trans t valid for	BLH and BLH and address gh byte tra AC AC H and data ddressed sferred to	data memo ed by the ta ansferred to C  a memory by the tabl TBLH direct	e pointer (TE ctly.	ctly.
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	TO — Move the The low b to the spec $[m] \leftarrow RC$ TBLH $\leftarrow$ TO — Move the The low b the data r Note that $[m] \leftarrow RC$	PDF ROM cod yte of ROI code (I ROM code (I ROM code PDF ROM cod yte of RO yte of RO nemory a this instru M code (I	e (current M code (cu a memory ow byte) e (high byte OV e (last pag M code (la nd the high ction is no ow byte)	page) to T rrent page and the hi e) Z (e) to TBL st page) a byte trans t valid for	BLH and BLH and address gh byte tra AC AC H and data ddressed sferred to	data memo ed by the ta ansferred to C  a memory by the tabl TBLH direct	e pointer (TE ctly.	ctly.
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation Affected flag(s)	TO — Move the The low b to the spec $[m] \leftarrow RC$ TBLH $\leftarrow$ TO — Move the The low b the data r Note that $[m] \leftarrow RC$	PDF ROM cod yte of ROI code (I ROM code (I ROM code PDF ROM cod yte of RO yte of RO nemory a this instru M code (I	e (current M code (cu a memory ow byte) e (high byte OV e (last pag M code (la nd the high ction is no ow byte)	page) to T rrent page and the hi e) Z (e) to TBL st page) a byte trans t valid for	BLH and BLH and address gh byte tra AC AC H and data ddressed sferred to	data memo ed by the ta ansferred to C  a memory by the tabl TBLH direct	e pointer (TE ctly.	ctly.



XOR A,[m]	Logical X	OR accum	ulator with	n data mer	nory			
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Excl sive_OR operation and the result is stored in the accumulator.							
Operation	$ACC \leftarrow A$	CC "XOR	" [m]					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_	_		$\checkmark$				
XORM A,[m]	Logical X	OR data m	nemory wit	h the accu	ımulator			
Description		e indicate operation.		5		•		
Operation	$[m] \leftarrow AC$	C "XOR"	[m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
				$\checkmark$				
XOR A,x	Logical X	OR immed	liate data t	to the accu	umulator			
Description		e accumul he result i		•	•			
Operation	$ACC \leftarrow A$	CC "XOR	″ x					
Affected flag(s)								
	TO	PDF	OV	Z	AC	С		



# Package Information

18-pin SOP (300mil) Outline Dimensions





Symbol		Dimensions in mil					
Symbol	Min.	Nom.	Max.				
A	394	—	419				
В	290		300				
С	14		20				
C'	447		460				
D	92		104				
E	_	50					
F	4		_				
G	32		38				
н	4		12				
α	0°		10°				



# Product Tape and Reel Specifications

# **Reel Dimensions**



### SOP 18W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
с	Spindle Hole Diameter	13+0.5 0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



### Carrier Tape Dimensions



Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24+0.3 _0.1
Р	Cavity Pitch	16±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	12±0.1
K0	Cavity Depth	2.8±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

#### Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

### Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

#### Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.